

"EXPRESS MAILING" Mailing Label No. EL <u>870960187</u> US. Date of Deposit: <u>12/17/2001</u>	
Printed Name:	<u>Lori Doyle</u>
Signature:	<u>Lori Doyle</u>

## STACKED IC PACKAGE

### BACKGROUND OF THE INVENTION

#### Technical Field of the Invention

5       The present invention relates to multiple chip packaging and, more particularly, to wire bonded stacked chip arrangements.

#### Description of Related Art

10       As advancement requires integrated circuit density to increase, innovative packaging techniques must be developed to minimize size while protecting electrical connections. Since single packaged IC chips consume relatively large areas of mounting surface, multiple chip packaging has been developed for applications where the size of the assembly is an important consideration. Further, as density increases other improvements are realized such as reduced overall assembly weight and improved noise characteristics, for example. Typical stacked IC packages combine a number of individual IC chips attached to each other in a stacked

arrangement such that the mounting surface area is limited to the area of one of the individual IC chips.

Referring now to Figure 1 there is illustrated a conventional multiple stacked IC chip. Typically, multiple stacked IC chips consist of a lower chip 10 having a bottom and top surface and a upper chip 30 having a bottom and top surface. The bottom of the upper chip 30 is stacked atop the top of the lower chip 10 in which the bottom of the lower chip 10 is connected to the circuit board 40. The chips have bonding pads located on the outside perimeter of each respective top surface. IC chips are generally packaged in encapsulating materials 50 with leads for coupling to circuit board 40. Electrical connection of the stacked chips to the circuit board 40 can be performed by wire bonding or other similar techniques. The two chips are attached together via a spacer 20 disposed on the lower chip 10 prior to applying the upper chip 30 to the stack. Conventionally, the spacer 20 only contacts an inner portion of the lower chip's top surface and the upper chip's bottom surface and does not contact the outside perimeter. Thus, the lower chip bonding pads and wire loops have no contact with the spacer 20.

The spacer 20 must be of a thickness that provides a distance between the chips to prevent damage and interference from the upper chip to the lower chip wire loop. This distance must be at least that of the wire loop height plus an additional safety distance. The safety distance is to protect the wire loop not only from physical damage to the wire loop during attachment of the upper chip, but also from electrical interference. Conventionally, the safety

distance is increased to provide a larger processing window which helps reduce reliability problems of the bonding wires. Typically, for production purposes, conventional spacers 20 have a height of 200 microns. Improving reliability with this approach is at the expense of increasing the overall height of the chip. This becomes increasingly important as the number of chips on the stack is increased.

5

## SUMMARY OF THE INVENTION

The present invention achieves technical advantages as a multichip arrangement and method of arranging multiple chips including at least a first and second chip. The first chip having opposing top and bottom surfaces in which bonding pads are located on a perimeter of the top surface. The bonding pads are operable for bonding bond wires for coupling the multichip arrangement to a circuit board, for example. The second chip also has opposing top and bottom surfaces with bonding pads located on a perimeter of the top surface. In one embodiment an attach layer having an area equal to an area of the second chip bottom surface is applied to the second chip bottom surface. The second chip is coupled to the first chip via the attach layer. The attach layer has a thickness to provide electrical disconnection of the first chip wire bonds and the second chip. The attach layer is a thermosetting material which is pliable when heated for coupling the first and second chip such that the thermosetting material conforms to the first chip wire bond when the second chip is coupled to the first chip. In another embodiment, an insulation layer is applied to the second chip bottom surface prior to application of the attach layer in which the attach layer and the insulation layer are cooperable to provide electrical disconnection of the first chip wire bonds and the second chip.

## BRIEF DESCRIPTION OF THE DRAWINGS

For a more complete understanding of the present invention, reference is made to the following detailed description taken in conjunction with the accompanying drawings wherein:

Figure 1 illustrates a conventional multiple stacked IC chip;

Figure 2 illustrates a multiple stacked IC chip arrangement in accordance with an exemplary embodiment of the present invention;

Figure 3 illustrates a multiple stacked IC chip arrangement in accordance with another exemplary embodiment of the present invention; and

Figure 4 shows a top view of the stacked arrangement illustrated in Figures 2 and 3.

## DETAILED DESCRIPTION OF THE INVENTION

The numerous innovative teachings of the present application will be described with particular reference to the presently preferred exemplary embodiments. However, it should be understood that this class of embodiments provides only a few examples of the many advantageous uses and innovative teachings herein. In general, statements made in the specification of the present application do not necessarily delimit any of the various claimed inventions. Moreover, some statements may apply to some inventive features, but not to others.

Throughout the drawings, it is noted that the same reference numerals or letters will be used to designate like or equivalent elements having the same function. Detailed descriptions of known functions and constructions unnecessarily obscuring the subject matter of the present invention have been omitted for clarity.

Referring now to Figure 2 there is illustrated a multiple stacked IC chip arrangement in accordance with an exemplary embodiment of the present invention. In this embodiment, the chip module includes at least a lower chip 10 having a bottom and top surface and an upper chip 30 having a bottom and top surface. The bottom of the upper chip 30 is stacked atop the top of the lower chip 10 in which the bottom of the lower chip 10 is connectable to a circuit board 40 or other substrate. Note that the upper chip 30 is stacked directly on top of the lower chip 10 (such that there is no overhang) and that the chips are approximately the same size. Figure 4 shows the top view of the stacked arrangement illustrated in Figure 2. Note that the bonding pads of the

lower chip 10 are completely covered by the upper chip 30 and that the lower chip 10 does not extend out beyond the perimeter of the upper chip 30.

The chips (10 and 30) have bonding pads located on the outside perimeter of each respective top surface. Electrical connection of the stacked chip module to the circuit board 40 can be performed by wire bonding or other similar techniques. The two chips are advantageously attached together via a die attach material 220 applied on the bottom surface of the upper chip 30 prior to applying the upper chip 30 to the stack. A layer of the die attach material 220 is applied across the entire upper chip bottom surface such that when the upper chip 30 is place on the stack the bonding pads of the lower chip 10 are completely covered.

The die attach material 220 is a thermosetting material which become soft when heated and rigid when subsequently cooled. Further, in at least one embodiment, the thermosetting material is a semi conducting material. Prior to pressing the upper chip 30 onto the lower chip 10, the die attach material 220 is heated to become pliable. Subsequently, the upper chip 30 is pressed onto the lower chip 10 and the die attach material 220 conforms around the bonding pads of the lower chip 10. When cooled, the die attach material 220 becomes rigid and attachment is complete. This process can be repeated for each of a plurality of chips. The thickness of the die attach material 220 is selected such that there is electrical disconnection from the upper chip 30 and the wire bond of the lower chip 10 when the upper chip 30 is pressed to its final position. For example, with a semi conducting material, there should be at least a 10  $\mu\text{m}$  gap between the

wire bond of the lower chip 10 and the upper chip 30 to provide electrical disconnection. The chip module can obviously include more than two chips by repeating the above-described process for each successive chip.

The die attach thickness can vary depending on the bonding method used on the lower chip 10. For example, where ball bonding is first applied to the chip (as shown in Figure 1) the wire loop is greater than if the bonding is reversed and the ball bonding is first applied to the circuit board or substrate. For wire bonding of the type shown in Figure 1, the die attach thickness is approximately 150  $\mu\text{m}$  to approximately 200  $\mu\text{m}$ . For the wire bonding of the type shown in Figures 2, the die attach thickness is approximately 70  $\mu\text{m}$  to approximately 100  $\mu\text{m}$ .

The present approach not only advantageously protects the wire bond of the lower chip 10 during attachment, but also encapsulates the wire bond to protect from future possible physical damage. This approach can also reduce the production distance between stacked chips and the overall height of the chip module.

Referring now to Figure 3 there is illustrated a multiple stacked IC chip arrangement in accordance with another exemplary embodiment of the present invention. In this embodiment, the chip module includes at least a lower chip 10 having a bottom and top surface and an upper chip 30 having a bottom and top surface. The bottom of the upper chip 30 is stacked atop the top of the lower chip 10 in which the bottom of the lower chip 10 is connectable to a circuit board 40



or other substrate. Note that the upper chip 30 is stacked directly on top of the lower chip 10 (such that there is no overhang) and that the chips are approximately the same size, as shown in Figure 4.

The difference between this embodiment and that shown in Figure 2 is the addition of a layer of an insulation material 230 applied to the bottom surface of the upper chip 30 prior to the application of the die attach material 220. The insulation material 230 is applied across the entire upper chip bottom surface. Similar to that described above, a layer of the thermosetting die attach material 220 is then applied across the entire upper chip bottom surface area such that when the upper chip 30 is placed on the stack the bonding pads of the lower chip 10 are completely covered.

Prior to pressing the upper chip 30 onto the lower chip 10, the die attach material 220 is heated to become pliable. Subsequently, the upper chip 30 is pressed onto the lower chip 10 and the die attach material 220 conforms around the bonding pads of the lower chip 10. After a period of time for cooling, the die attach material 220 becomes rigid. The thickness of the insulation material layer and the die attach material is cooperatively selected such that there is electrical disconnection from the upper chip 30 and the wire bond on the lower chip 10 when the upper chip 30 is pressed to its final position and the final distance between the stacked chips is minimalized.

In one embodiment, the insulation material 230 is an inorganic material, such as SiO<sub>2</sub> (silicon dioxide), with a thickness of approximately 1  $\mu$ m. In another embodiment, the insulation material 230 is an organic material, such as epoxy, with a thickness of approximately 5  $\mu$ m to approximately 100  $\mu$ m. Regardless of the thickness of the insulation layer 230, the thickness of the die attach layer 220 is preferably approximately 70  $\mu$ m to 200  $\mu$ m depending on the type of bonding used on the lower chip 10. The thickness of the die attach layer 220 is less in the embodiment illustrated in Figure 3 because an electrical disconnection gap is provided by the insulation layer.

Although a preferred embodiment of the method and system of the present invention has been illustrated in the accompanied drawings and described in the foregoing Detailed Description, it is understood that the invention is not limited to the embodiments disclosed, but is capable of numerous rearrangements, modifications, and substitutions without departing from the spirit of the invention as set forth and defined by the following claims.